Dr Andrew Scott G7VAV

My photo
 
June 2025
Mo Tu We Th Fr Sa Su
26 27 28 29 30 31 1
2 3 4 5 6 7 8
9 10 11 12 13 14 15
16 17 18 19 20 21 22
23 24 25 26 27 28 29
30 1 2 3 4 5 6


fdreg.h
001: #ifndef _LINUX_FDREG_H
002: #define _LINUX_FDREG_H
003: /*
004:  * This file contains some defines for the floppy disk controller.
005:  * Various sources. Mostly "IBM Microcomputers: A Programmers
006:  * Handbook", Sanches and Canton.
007:  */
008: 
009: #ifdef FDPATCHES
010: #define FD_IOPORT fdc_state[fdc].address
011: #else
012: /* It would be a lot saner just to force fdc_state[fdc].address to always
013:    be set ! FIXME */
014: #define FD_IOPORT 0x3f0
015: #endif
016: 
017: /* Fd controller regs. S&C, about page 340 */
018: #define FD_STATUS       (4 + FD_IOPORT )
019: #define FD_DATA         (5 + FD_IOPORT )
020: 
021: /* Digital Output Register */
022: #define FD_DOR          (2 + FD_IOPORT )
023: 
024: /* Digital Input Register (read) */
025: #define FD_DIR          (7 + FD_IOPORT )
026: 
027: /* Diskette Control Register (write)*/
028: #define FD_DCR          (7 + FD_IOPORT )
029: 
030: /* Bits of main status register */
031: #define STATUS_BUSYMASK 0x0F            /* drive busy mask */
032: #define STATUS_BUSY     0x10            /* FDC busy */
033: #define STATUS_DMA      0x20            /* 0- DMA mode */
034: #define STATUS_DIR      0x40            /* 0- cpu->fdc */
035: #define STATUS_READY    0x80            /* Data reg ready */
036: 
037: /* Bits of FD_ST0 */
038: #define ST0_DS          0x03            /* drive select mask */
039: #define ST0_HA          0x04            /* Head (Address) */
040: #define ST0_NR          0x08            /* Not Ready */
041: #define ST0_ECE         0x10            /* Equipment check error */
042: #define ST0_SE          0x20            /* Seek end */
043: #define ST0_INTR        0xC0            /* Interrupt code mask */
044: 
045: /* Bits of FD_ST1 */
046: #define ST1_MAM         0x01            /* Missing Address Mark */
047: #define ST1_WP          0x02            /* Write Protect */
048: #define ST1_ND          0x04            /* No Data - unreadable */
049: #define ST1_OR          0x10            /* OverRun */
050: #define ST1_CRC         0x20            /* CRC error in data or addr */
051: #define ST1_EOC         0x80            /* End Of Cylinder */
052: 
053: /* Bits of FD_ST2 */
054: #define ST2_MAM         0x01            /* Missing Address Mark (again) */
055: #define ST2_BC          0x02            /* Bad Cylinder */
056: #define ST2_SNS         0x04            /* Scan Not Satisfied */
057: #define ST2_SEH         0x08            /* Scan Equal Hit */
058: #define ST2_WC          0x10            /* Wrong Cylinder */
059: #define ST2_CRC         0x20            /* CRC error in data field */
060: #define ST2_CM          0x40            /* Control Mark = deleted */
061: 
062: /* Bits of FD_ST3 */
063: #define ST3_HA          0x04            /* Head (Address) */
064: #define ST3_DS          0x08            /* drive is double-sided */
065: #define ST3_TZ          0x10            /* Track Zero signal (1=track 0) */
066: #define ST3_RY          0x20            /* drive is ready */
067: #define ST3_WP          0x40            /* Write Protect */
068: #define ST3_FT          0x80            /* Drive Fault */
069: 
070: /* Values for FD_COMMAND */
071: #define FD_RECALIBRATE          0x07    /* move to track 0 */
072: #define FD_SEEK                 0x0F    /* seek track */
073: #define FD_READ                 0xE6    /* read with MT, MFM, SKip deleted */
074: #define FD_WRITE                0xC5    /* write with MT, MFM */
075: #define FD_SENSEI               0x08    /* Sense Interrupt Status */
076: #define FD_SPECIFY              0x03    /* specify HUT etc */
077: #define FD_FORMAT               0x4D    /* format one track */
078: #define FD_VERSION              0x10    /* get version code */
079: #define FD_CONFIGURE            0x13    /* configure FIFO operation */
080: #define FD_PERPENDICULAR        0x12    /* perpendicular r/w mode */
081: #define FD_GETSTATUS            0x04    /* read ST3 */
082: #define FD_DUMPREGS             0x0E    /* dump the contents of the fdc regs */
083: #define FD_READID               0xEA    /* prints the header of a sector */
084: #define FD_UNLOCK               0x14    /* Fifo config unlock */
085: #define FD_LOCK                 0x94    /* Fifo config lock */
086: #define FD_RSEEK_OUT            0x8f    /* seek out (i.e. to lower tracks) */
087: #define FD_RSEEK_IN             0xcf    /* seek in (i.e. to higher tracks) */
088: 
089: /* the following commands are new in the 82078. They are not used in the
090:  * floppy driver, except the first three. These commands may be useful for apps
091:  * which use the FDRAWCMD interface. For doc, get the 82078 spec sheets at
092:  * http://www.intel.com/design/archives/periphrl/docs/29046803.htm */
093: 
094: #define FD_PARTID               0x18    /* part id ("extended" version cmd) */
095: #define FD_SAVE                 0x2e    /* save fdc regs for later restore */
096: #define FD_DRIVESPEC            0x8e    /* drive specification: Access to the
097:                                          * 2 Mbps data transfer rate for tape
098:                                          * drives */
099: 
100: #define FD_RESTORE              0x4e    /* later restore */
101: #define FD_POWERDOWN            0x27    /* configure FDC's powersave features */
102: #define FD_FORMAT_N_WRITE       0xef    /* format and write in one go. */
103: #define FD_OPTION               0x33    /* ISO format (which is a clean way to
104:                                          * pack more sectors on a track) */
105: 
106: /* DMA commands */
107: #define DMA_READ        0x46
108: #define DMA_WRITE       0x4A
109: 
110: /* FDC version return types */
111: #define FDC_NONE        0x00
112: #define FDC_UNKNOWN     0x10    /* DO NOT USE THIS TYPE EXCEPT IF IDENTIFICATION
113:                                    FAILS EARLY */
114: #define FDC_8272A       0x20    /* Intel 8272a, NEC 765 */
115: #define FDC_765ED       0x30    /* Non-Intel 1MB-compatible FDC, can't detect */
116: #define FDC_82072       0x40    /* Intel 82072; 8272a + FIFO + DUMPREGS */
117: #define FDC_82072A      0x45    /* 82072A (on Sparcs) */
118: #define FDC_82077_ORIG  0x51    /* Original version of 82077AA, sans LOCK */
119: #define FDC_82077       0x52    /* 82077AA-1 */
120: #define FDC_82078_UNKN  0x5f    /* Unknown 82078 variant */
121: #define FDC_82078       0x60    /* 44pin 82078 or 64pin 82078SL */
122: #define FDC_82078_1     0x61    /* 82078-1 (2Mbps fdc) */
123: #define FDC_S82078B     0x62    /* S82078B (first seen on Adaptec AVA-2825 VLB
124:                                  * SCSI/EIDE/Floppy controller) */
125: #define FDC_87306       0x63    /* National Semiconductor PC 87306 */
126: 
127: /*
128:  * Beware: the fdc type list is roughly sorted by increasing features.
129:  * Presence of features is tested by comparing the FDC version id with the
130:  * "oldest" version that has the needed feature.
131:  * If during FDC detection, an obscure test fails late in the sequence, don't
132:  * assign FDC_UNKNOWN. Else the FDC will be treated as a dumb 8272a, or worse.
133:  * This is especially true if the tests are unneeded.
134:  */
135: 
136: #define FD_RESET_DELAY 20
137: #endif
138: 


for client (none)
© Andrew Scott 2006 - 2025,
All Rights Reserved
http://www.andrew-scott.uk/
Andrew Scott
http://www.andrew-scott.co.uk/